Skip to content
Skip to main menu
About Ternell
CI
Vision
Semiconductor History
Business Area
Products
Ternary CMOS
TritCell™
UniBrain™
Trit-Sensor™
Services
Ternary CMOS Integration
Design of Ternary Circuits & Systems
IR
Corporate Governance
Financial Statements
Media
Promotion Video
Press Release
KR
Menu
HOME
Close
Semiconductor History
Issue and Limit
Highly value-added digital system by increasing bit density
Scaling down of CMOS device for higher bit density in binary logic
(dominates hardware since 1960)
Power scaling limits
(will be ended by 2020)
Scaling down of CMOS device for higher bit density in binary logic
(dominates hardware since 1960)
Fundamental limitation
# of bits < # of gates
(transistors and interconnections)
Needs of New Technology
“Cycle” of semiconductor paradigm